A c c e p t e d M a n u s c r i p t Introduction Recently, transition metal dichalcogenides (TMDs) have attracted wide attention due to their unique properties [1] . The "2-dimensional" structures, and energy bandgaps that are comparable to Si [2] , make these materials promising for field effect transistor (FET) applications and possible deep scaling beyond Si [3] . TMD-based transistors, such as singlelayer to few-layer MoS 2 transistors, have been demonstrated with high mobility, low subthreshold slope, and excellent on/off ratios [4, 5] . Also, flexible electronics is a promising application for these TMD materials, considering their extraordinary mechanical properties [6] .
The relatively inert surface of MoS 2 , however, prevents the formation of a uniform dielectric layer on the MoS 2 [7] , which makes sub-10 nm high-k layer deposition difficult without proper surface preparation. A promising surface functionalization method -exposing the TMD surface to UV-O 3 [8, 9] -has been reported, to enable the deposition of a smooth, pin-hole-free sub-10 nm high-k dielectric layer on TMDs. However, the low temperature high-k deposition process is anticipated to result in border traps as well, which are defined as near-interfacial oxide traps [10] .
Capacitance -voltage (C-V) measurements are a relatively fast and robust electrical characterization method to probe interface traps and dielectric border traps. To apply C-V techniques to few-layer TMDs, a gated area large enough to ensure a good signal-to-noise ratio is required, and series resistance [11] must also be considered to enable reliable measurements and analysis. Frequency-dependent C-V has been reported recently [12] [13] [14] to extract the interface trap density (D it ) in back-gated [12] and top-gated [13, 14] MoS 2 devices, but the characterization and analysis of border traps associated with such high-k/MoS 2 devices by C-V techniques has not been reported previously.
In this work, border traps and interface traps in HfO 2 /few-layer MoS 2 top-gate stacks are investigated by C-V characterization. Frequency dependent C-V data shows "dispersion" in both 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 A c c e p t e d M a n u s c r i p t 3 the depletion and accumulation regions of C-V curves. A model of distributed border traps [15] [16] [17] (commonly used in III-V/high-k devices) is used to fit the MoS 2 C-V data and explain the dispersion in accumulation. Furthermore, the interface traps (D it ) and trap time constant (τ it ) in HfO 2 /MoS 2 gate stacks are analyzed [13, 18] to demonstrate a procedure to identify and differentiate those various trap effects based on C-V measurements of MoS 2 devices.
Experiments Few-layer MoS 2 transistors were used as the test structure [19] for the electrical characterization in this work. The MoS 2 thicknesses studied here ranged from 5-10 layers (3-6 nm). A detailed procedure of flake selection and device fabrication has been reported in our previous work. [19, 20] MoS 2 flakes were mechanically exfoliated [4] from a commercial synthetic crystal and transferred onto SiO 2 /Si substrates, where the thickness of thermal SiO 2 was 270nm. By using conventional photolithography, Au/Ti (100/20 nm) source/drain (S/D) regions were deposited by e-beam evaporation at 2×10 -6 Torr, followed by a lift-off process. An ultrahigh vacuum anneal was performed to remove contaminants from the MoS 2 surface [20] . Prior to HfO 2 deposition, the MoS 2 surface was treated by UV-O 3 [8] to enable a smooth, pin-hole-free high-k dielectric layer. A 9.3 nm HfO 2 layer (measured by ellipsometry) was deposited at 200˚C
with atomic layer deposition (ALD) immediately after the treatment without breaking vacuum.
The gate was formed by photolithographic definition and Au/Cr (100/20nm) metal deposition with a lift-off procedure. A 400˚C forming gas (5% H 2 in a balance of N 2 ) anneal was performed for 60 minutes to complete device fabrication [20] . Electrical measurements in this work were performed using a Keithley 4200 Semiconductor Characterization System and an Agilent E4980A LCR meter at room temperature (25˚C) in a shielded probe station. The source and drain of a transistor were connected together as the negative electrode and the gate was the positive A c c e p t e d M a n u s c r i p t 4 electrode with the back-gate disconnected from the measurement (Fig. 1a) . Variable frequency C-V measurements were conducted to investigate the high-k gate stacks. 
Results and Discussion
A frequency-dependent C-V plot for a HfO 2 /MoS 2 gate stack is shown in Fig. 1b . The gated area is 1.02×10 -6 cm 2 (W×L = 10.6 µm × 9.6 µm). The for III-V/high-k devices [21] [22] [23] . Thus, a traditional three-element model [24] cannot explain this frequency-dependent behavior (Fig. 1c.) , where the capacitance is supposed to drop rapidly with an ω -2 dependence due to series resistance and dielectric leakage. Yuan et al. reported a distributed border trap model [15, 16] This is in the same range of reported N bt values in high-k/III-V gate stacks [25] . The lowtemperature ALD may be the cause of the N bt in the HfO 2 dielectric layer. The distributed border trap model provides a reliable way of N bt extraction of TMD-based devices with high-k dielectrics. The model is valid from accumulation to near flat-band voltage [16] . The border trap density is extracted in the accumulation region where they have the largest impact in this work.
In the depletion region, because the tunneling time would be extremely large due to low electron density, the border traps have minimal impact.
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Capacitance of another sample fabricated with the identical process is shown in Fig.3a . The gated area is 1.09×10 -6 cm 2 (W×L = 12.4 µm × 8.8 µm). In the accumulation region, a border trap response is observed; the capacitance linearly changes with log (ω) at a given voltage. The distributed model is used with the same parameters (Table1), and N bt = 2.9×10 20 cm -3 eV -1 is extracted (Fig. 3b) , which is very close to that extracted from the first sample (Fig.2) . In the 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 A c c e p t e d M a n u s c r i p t 9 depletion region (-0.5 V to 0.5 V), however, the frequency dependent response in the C-V does not follow the border trap model. At a given voltage (e.g. 0 V), the capacitance dispersion is much larger in a certain range of frequency (e.g. 50 kHz-200 kHz) than in other frequency ranges. Fig. 3c shows the capacitance as a function of frequency from -0.4 V to 0.5 V. Usually in MOSCAPs with defective interfaces, interface traps capture/release electrons and generate an interface trap capacitance, C it , at low frequency. At high frequencies, they no longer respond to the small AC signal and C it is 0. The transition frequency, where a sharp decrease of capacitance is seen in Fig. 3c , is determined by the interface trap time constant, τ it . Similar C-V response for MoS 2 devices was also reported by other researchers [13] . An equivalent circuit including C it is shown in the inset of Fig. 3d , where C it is given below, considering a distribution of defect levels in the bandgap [28] :
where D it is the density of interface traps (in #/cm 2 /eV). The calculated capacitance is compared with the measured 1k-1MHz data in Fig. 3c , utilizing D it and τ it both as fitting parameters. The extracted peak D it is 3.5×10 13 cm -2 eV -1 for this device, and τ it ranges from 1 to 100 µs range, depending on the gate voltage (Fig. 3d) . The high-low frequency method [24] is also used to extract the trap density D t (Fig. 3d ) using
where C t is the capacitance of traps, C LF and C HF are the measured capacitances at the lowest and highest frequencies used in the measurements. The high-low frequency method detects all traps (e.g. interface traps, border traps, bulk traps) that can be electrically stimulated by the AC signal within the ranges of the applied frequency and voltage. The extracted trap density overlaps with A c c e p t e d M a n u s c r i p t 10 the above "multi-frequency extracted" D it from -0.5 V to 0V but deviates from it between 0 V and 0.5 V. In fact, if one considers all the four figures together (Fig. 3a-d) , one can find that in Fig. 3a , the C-V curves start to have an additional low-frequency response from 0 V to 0.5 V due to the existence of border traps. The measured capacitance continues to increase with decreasing frequency indicating that border traps begin to dominate the C-V frequency response when V GS is greater than 0V. In the case of the high-low frequency method, where capacitance at only two frequencies are utilized, the results contain an extracted trap density that is comprised of D it in addition to all of the N bt that can respond to the 1kHz-1MHz AC signals. The multi-frequency model, on the other hand, simultaneously fits many more than two frequencies. To accurately fit the measured capacitance in the high frequency range (Fig. 3c) , only D it is utilized since border trap response is minimal at those frequencies. However, the measured low-frequency data deviates from the low-frequency simulation using the D it -only multi-frequency model. The difference between the measured and modeled data therefore provides an estimate of the border trap density. This can be seen in Fig. 3d , where both extraction methods provide quite similar D it values in the regime where D it dominates (Fig. 3a , between -0.5 V to ~0 V). Then, the deviation between the D it -only multi-frequency and high-low methods (between ~0 V to 0.5 V) can be used to estimate the N bt contribution that responds at lower frequencies.
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Conclusion
In summary, border traps and interface traps in HfO 2 /few-layer MoS 2 top-gate stacks are investigated by C-V characterization. With frequency-dependent C-V data, the border trap density is extracted with a distributed model and interface traps are analyzed using the highlow frequency and multi-frequency methods. The physical origins of interface traps appear to be caused by impurities/defects in the MoS 2 layers, performing as band tail states, while the border traps are associated with the dielectric, likely a consequence of the low-temperature deposition.
This work provides a method of using multiple C-V measurements and analysis techniques to analyze the behavior of high-k/TMD gate stacks and deconvolute border traps from interface traps.
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